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Abstract—In this work we propose a self-adaptive clock based
on a ring oscillator as the solution for the increasing uncertainty
in the critical path delay. This increase in uncertainty forces to
add more safety margins to the clock period which produces a
circuit performance downgrade. We evaluate three self-adaptive
clock systems: free running ring oscillator, inﬁnite impulse
response ﬁlter controlled RO and TEAtime controlled ring
oscillator. The safety margin reduction of the three alternatives is
investigated under different clock distribution delay conditions,
dynamic variation frequencies and the presence of mismatch
between the ring oscillator and the critical paths and the delay
sensors.
I. INTRODUCTION
Modern digital systems rely on synchronous circuit architec-
tures. On any synchronous circuit the clock is the most critical
signal and its period is a critical parameter that has to be
carefully selected. The clock period has to be long enough to
accommodate the critical path (CP) delay plus the set-up time
and the clock-to-output delay of the registers. Since there is an
uncertainty component in the delay of every logic gate due to
the process, voltage, temperature and aging (PVTA) variations
a safety margin has to be added to the clock period. This safety
margin ensures a correct operation of the synchronous system.
The more margin added, the more unlikely to fail the chip is.
However, the introduction of safety margins (SM) represents
a loss in performance. Alternatively, SM can be added to the
supply voltage instead of to the clock period. In this case the
yield is increased but at the price of more power consumption.
PVTA variations can be classiﬁed as static or dynamic and
spatially homogeneous or heterogeneous. Table I classiﬁes the
most common variations following this taxonomy.
The margin added to the clock period or supply voltage has
to be carefully determined. PVTA variations produce a delay
uncertainty which is hard or, in some cases, impossible to
predict. Different techniques like corner analysis, SSTA, etc;
are used to estimate the safety margin that, once added to the
clock period or the supply voltage, produces a desired yield.
As the transistors minimum size shrinks, the uncertainty
due to process variations increases as well as the aging effects
become more important [1], [2]. In addition, the transistor size
reduction allows the integration of more functions in the die.
This complexity increase leads to an escalation in the number
of possible CPs. More CPs impose a larger SM to satisfy a
given yield [3].
TABLE I
SOURCES OF VARIABILITY CLASSIFIED BY ITS TIME AND SPACE
CHARACTERISTICS.
Static Dynamic
Homogeneous
• Die to die (D2D)
process variations.
• Voltage regulation
module (VRM)
ripple.
• Room temperature
variations.
• Off chip voltage
drops.
Heterogeneous
• Within die (WID)
process variations.
• Device to device
random (RND)
process variations.
• Simultaneous
switching noise
(SSN).
• IR drop.
• Temperature
hotspots.
• Ageing.
Smaller transistors facilitate to integrate more functionalities
in the same die, increasing the power demand variability. This
uncertainty in the consumed power by the circuit blocks makes
more difﬁcult to estimate the supply voltage variation such
as IR drop or simultaneous switching noise. Also, transistor
miniaturization may allow the integration of voltage regulator
modules on the die. This integration step is expected to induce
more supply voltage ripple than from off-die regulators [4].
Also, the temperature of the circuit can vary depending on
the computation carried out since the amount of demanded
current by its different blocks depends on the executed in-
structions. On top of this the temperature also depends on the
temperature of the environment where the chip operates.
As the amount of uncertainty reaches its highest value and
its estimation during the design stage consumes more and
more resources, a new paradigm in the synchronous circuit
design is needed. Some authors had proposed the adaptation
of the clock period to PVTA variations [5], [6]. We propose
in this article a new approach in this ﬁeld: the self-adaptation
of the clock period to ensure the correct operation of any
synchronous circuit under PVTA variations. The self-adaptive
clock will vary its period to prevent the timing violations along
the die.
In section II we show the natural capability of ring oscilla-
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tors (RO) to act as self-adaptive clock sources that can cope
with PVTA variations. Also, in this section, its weaknesses
are revised. In section III a closed loop control architecture
for the ring oscillator is proposed in order to cope with
the RO weaknesses. In section IV the simulation results are
presented and the advantages and disadvantages of the closed
loop controlled RO in front of a free running ring oscillator
and an increment controlled RO discussed. And ﬁnally, in
section V the conclusions are exposed.
II. RO ADAPTATION TO PVTA VARIATIONS
A ring oscillator (RO) is an oscillating circuit: a chain
of inverting and non inverting stages, where the number of
inverting stages is odd and the chain output is connected to
the chain input.
ROs, due to its oscillating nature, can be used to generate
clock signals but, in digital systems, they are not used to carry
out this duty because its high sensitivity to PVTA variations.
This high sensitivity is normally accounted as a source of clock
period indetermination.
The RO sensitivity to PVTA variations can be the key point
to build a clock signal source where its period is adapted to
the circuit environment conditions. This change of perspective
will lead us to stop relying on ﬁxed clock signal sources like
PLLs and reduce the safety margins added to the clock period
and/or the supply voltage during the design stages. As a side
effect, the resources and time spent estimating PVTA effects
on the CP delay during the design stages will be also reduced.
Let us assume an ideal case in which the RO is constructed
with similar gates present in the CPs candidates, suffers
the same PVTA variations as all the candidates to operate
as a CPs and the clock distribution is instantaneous (Fig.
1). Under these naive operating condition assumptions it is
obvious that the RO generated clock will adapt its period
to the instantaneous delay suffered by the gates in the die.
In this way the SM can be reduced with respect to a ﬁxed
clock, which period is independent of process and operation
conditions. Unfortunately these conditions do not take place
in reality.
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Fig. 1. Free running ring oscillator (RO) used as a self-adaptive clock
generator. The main elements that undermine the performance of RO as
a self-adaptive clock generator are depicted: the mismatch between the
variations suffered by the RO and the circuit critical paths (CP); and the
clock distribution network which introduces a delay between the generated
and the delivered clock signal to the CPs.
A. RO limitations
The limitations of the RO clock generation are caused by
the mismatch between the PVTA variations that take place in
the RO gates and all the other gates circuit, specially the CP.
This mismatch can be caused by the heterogeneity of
the variations along the die such as within die variations
(WID) due to process, different IR drops on Vdd, temperature
differences in the chip, etc. Also the mismatch can arise if the
variations are homogeneous but have a dynamic component.
The clock generated by the RO need to be distributed all along
the die through a clock distribution network (CDN). The CDN
imposes a delay, tclk, between the generated clock and the
delivered clock signals. The period of the delivered clock, at
the end of the CDN, will be adapted to the variations that
occur tclk before, not at that instant.
Against heterogeneous variations, static or dynamic, the RO
can fail reducing the safety margin. The RO circuit adapts its
period to the environment conditions around it. In fact, the RO
acts like a point sensor.
The homogeneous dynamic variations (HoDV) can be par-
tially addressed by the RO clock. The mismatch between
the clock period and the CPs delay, considering only the
presence of an HoDV ν(t), depend on the period of the
dynamic variation, Tν , and the clock distribution delay, tclk,
introduced by the CDN. The mismatch between the RO and a
CP, Δν(t, tclk), will be equal to:
Δν(t, tclk) = ν(t) − ν(t− tclk) (1)
1) Periodic HoDV: Considering HoDV as a periodic func-
tion, ν(t) = ν0 sin(2πTν−1t+ φ), the worst mismatch due to
an HoDV will be equal to:
Δνwc(tclk, Tν) = 2ν0
∥∥∥∥sin
(
π
tclk
Tν
)∥∥∥∥ (2)
The boundary that limits the safety margin reduction for
a periodic HoDV is tclk < Tν/6 or (n − 1/6)Tν < tclk <
(n+ 1/6)Tν for n ≥ 1, where n is a positive integer. Within
these constraints the use of a RO reduces the value of the
needed safety margin. If tclk does not fulﬁl these constraints
the adaptive clock will need more safety margin than the ﬁxed
clock as can be seen in Fig. 2.
2) Single event HoDV: For a single event, like a fast voltage
drop along the whole die, assuming a triangular shape with a
duration of Tν and an amplitude ν0, the mismatch due to the
CDN delay will be equal to:
Δν(tclk, Tν) =
{
2ν0
tclk
Tν
if 0 ≤ tclk/Tν ≤ 1/2
ν0 if tclk/Tν > 1/2
(3)
If tclk is larger than half of the event duration the safety
margin needed by a normal clock system and the RO will be
the same. Therefore under this assumption there is no reason
to use the adaptive system as can be seen in Fig. 2.
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Fig. 2. Mismatch induced between the RO and an arbitrary CP by the
CDN delay under the presence of an harmonic and single event HoDV. In
the harmonic case exist some zero mismatch islands along the CDN delay
axis. This islands, which seat at multiples of the perturbation periods, are
intercalated between zones where the RO introduces more mismatch than
the perturbation itself. In the single event case when tclk < 1/2Tν the RO
reduces the perturbation. But when tclk > 1/2Tν the RO do not increment
the mismatch, just introduce the same as the HoDV perturbation alone.
Eqs. 2 and 3 clearly express the trade-off between the CDN
delay and the maximum dynamic variation frequency that can
be tolerated for a given maximum mismatch. This trade-off
relates not only the the maximum frequency of the dynamic
variation with CDN delay but also the clock domain size since
it is directly related with CDN delay.
As a short conclusion we can say that the free running RO
can be useful to reduce the safety margins introduced to cope
with HoSV and HoDV with variations much slower than tclk.
In section III we propose a more complex architecture in order
to cope with heterogeneous variations, which the RO can not
ﬁght, as well as improve the adaptation to dynamic variations.
III. CLOSED LOOP CONTROLLED RO
To cope with the spatial heterogeneity of the PVTA vari-
ations we propose to disseminate sensors all over the clock
domain. As sensors we propose the time digital converter
(TDC) [7]. TDC outputs, every clock cycle, the number of
crossed gates, or stages, by an alternating signal during the
last period. This integer number give us a sense of the delay
suffered by the gates near each TDC. If the output of the TDC
is low it means that the logic gates are experimenting an extra
delay due to the variations; or vice-versa when the output is
high. The stages of the TDCs and the RO are supposed to be
equal. This equivalence will not take place in reality, for this
reason we will have to take into account heterogeneous static
and dynamic variations.
Once we have some sensors on the core we can compare,
at each period, the worst sensor output τ , this is the lowest
output among all the TDCs, with a given set-point c and then
take some actions over the RO, i.e. changing its length lRO, in
order to adapt the clock period to the variations that the RO can
not sense. Changing the RO length, i.e. the number of stages,
will change the RO period. This closed loop controlled RO
architecture is depicted in Fig. 3. τ is related to the logic depth
a signal can traverse in one period given PVTA conditions in
the area around the TDC. When τ < c means that the period
is too short and a logic error may occur. When τ > c no error
occurs, but there is a potential loss in performance since the
clock period is too large for the given PVTA condition.
By having a clock managed by a closed control loop
with a set-point input, the clock period needs not to be set
during the design stage, just the minimum and maximum
number of RO stages. This leads to a more relaxed CPs
delays estimation. Once the chip is produced and it is running,
we only need to choose the correct set-point c that allows
the system to run without any error and/or maximizes the
computation throughput. Therefore the pipeline needs, at least,
error detection capacities.
In this article, the delay and the period are expressed in
number of stages. In fact the units of c, lRO and τi are number
of stages. Set-point c is the desired output from the TDCs τi
and lRO is the length of the RO.
Since every event is triggered by the clock edges the archi-
tectural view in Fig. 3 can be translated into a discrete control
system view as shown in Fig. 4. As a ﬁrst approximation to
the problem we modelled the action of the RO, CDN and TDC
as a simple delay chain with the addition of perturbations, that
account for the heterogeneous and homogeneous variations.
When the RO length lRO is changed the clock period
changes the value of its period in the next clock period. Then
this clock has to be distributed through the CDN and will
take M periods to arrive to the registers. The value of M will
depend on the period of the clock signal Tclk[n] at each step
and the delay of the CDN tclk: M [n] = tclk/Tclk[n]. Once
the clock arrives to the registers the TDCs outputs the number
of crossed stages τ during the last period. τ is compared with
the set-point c in order to generate a error value δ = c − τ .
δ is injected into the control ﬁlter H(z) that will, after one
period, give the new lRO .
The period of the clock generated by the RO can be inﬂu-
enced by an homogeneous variation e, which affects equally
the TDCs. TDCs can be also affect by an heterogeneous
variation μ. When the same variation affects the RO and the
TDC the output of the TDC does not vary. Therefore, in the
discrete control system schema (Fig. 4), the perturbations in
the TDC and in the RO present opposite sign.
c
PV TA1..N TDC1..N Controlblock
Clock
distribution RO PV TARO
τ1..N lRO
clkclk′
Fig. 3. Closed loop controlled ring oscillator architecture. The main signals
are labelled: the set-point c which is the only input of the clock generation
system, the ring oscillator length lRO , the generated clock clk, the distributed
clock clk′ and the i-th TDC lecture τi. Also we point out that the clock
generator, the RO, and the sensors, the TDCs, could suffer different variations.
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Fig. 4. Discrete system view of the closed loop controlled ring oscillator. The
main blocks of the architecture are labelled. The system inputs are labelled:
the set-point c, homogeneous variation e and heterogeneous variation μ. As
well as important signals: RO length lRO and adaptation error δ. The CDN
number of samples M delay depends on the input value to the CDN block
and the CDN delay in number of stages: M = tclk/Tclk.
A. Control block constraints
Once the control loop is deﬁned it is possible to ﬁnd out
how the two most important magnitudes, δ and lRO , behave
when some change occur in the perturbations, i.e. e and/or μ,
or set-point, c.
As depicted in Fig. 4 we can derive, in the z-domain, the
lRO and δ expressions as function of the combined inputs p(z),
assuming that H(z) = N(z)/D(z):
HlRO (z) =
lRO(z)
p(z)
=
N(z)
D(z) +N(z)z−M−2
(4)
Hδ(z) =
δ(z)
p(z)
=
D(z)
D(z) +N(z)z−M−2
(5)
where p(z) = c(z) + e(z)
(
1− z−M−1
)
z−1 − μ(z)z−M−2.
If we assume that p(z) is a Heaviside step, when t → ∞,
the desired value for δ and lRO respectively are:
lim
t→∞
hlRO(t) ∗ u(t) 	= 0 (6)
lim
t→∞
hδ(t) ∗ u(t) = 0 (7)
this is that under a minimum perturbation the value of lRO
changes to counteract it (6) and, consequently, the error value δ
tends to zero (7). Using the ﬁnal value theorem the constraints
for N(z) and D(z) are found:
N(z)|z=1 	= 0 and D(z)|z=1 = 0 (8)
B. Control block implementations
In this section we propose two different implementations of
the control ﬁlter H(z). The ﬁrst is an inﬁnite impulse response
(IIR) ﬁlter and, the second, a TEAtime [8], [9] implementation.
The proposed IIR control block architecture is depicted in
Fig. 5. It is slightly different from a standard IIR ﬁlter due to
the constraints found in sec. III-A and some implementation
constraints, like the aim of reducing the clock generation
circuit area overhead. Due to this we choose to operate over the
integers avoiding the use of ﬂoating point operations. Secondly
the gain values all along the IIR control block are constrained
to powers of two in order to simplify multiplication operations.
Since we choose to operate over the integers we need to
minimize the rounding error inside the ﬁlter. To do so, we
scale the signal (kexp and kexp−1). Another difference with
common IIR ﬁlters is the k∗ gain (Fig. 5) added to ensure the
fulﬁlment of constraints in (8) when the IIR has more than
one coefﬁcient. Also we added an extra delay after k∗ gain in
order to take into account the possible necessity to pipeline
the control block initial adder.
x
kexp k∗
z−1
kexp
−1
y
k1
z−1
k2
z−1
.
.
.
k3
.
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Fig. 5. IIR control block implementation proposal.
The transfer function of the proposed IIR ﬁlter (Fig. 5) is
the following:
HIIR(z) = z
−1
(
1
k∗
−
N∑
i=1
kiz
−i
)−1
(9)
To fulﬁll the constraints in (8) the ﬁlter coefﬁcients have to
follow:
k∗ =
(
N∑
i=1
ki
)−1
(10)
For the TEAtime implementation, the control block
HTEA(z), is depicted in Fig. 6. In this case there are no
parameters to set and therefore the constraints do no apply
in this case.
x sign z−1 y
Fig. 6. TEAtime control block implementation inspired from [8], [9].
IV. ARCHITECTURE SIMULATION
To perform the simulations we used the Simulink R© software
from Mathworks R©. We simulated the adaptive response of
three different systems: the proposed IIR controlled RO, a
TEAtime controlled RO and a free running RO.
The chosen gain parameters for the IIR controlled RO
are: kexp = 8, k
∗ = 1/4, k1 = 2, k2 = 1, k3 = 1/2,
k4 = 1/4 and k5 = k6 = 1/8. With these values we
achieve a balance between ﬁlter adaptation velocity and low
output ripple. kexp value is chosen to ensure that the minimum
perturbation propagates through almost all the branches of the
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ﬁlter. The set-point value for all the simulations is c = 64, this
is the desired TDCs reading. The amplitude of the periodic
perturbation e is set equal to 0.2c.
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Fig. 7. Timing error τ−c for different clock generation systems. For the three
plots the parameters are: set-point c = 64, HoDV amplitude equal to 20% of
c, and the clock distribution delay equal to one clock period, this is equal to c
stages. No mismatch between RO and TDC has been introduced. Upper plot:
the period of the perturbation is set to 25c. In this case the safety margin is
slightly reduced with respect to a ﬁxed clock. Middle plot: the perturbation
period is set to 37.5c. An appreciable adaptation error reduction takes place
once the perturbation frequency is decreased. Lower plot: the perturbation
period is set to 50c. The Adaptation error is reduced to a minimum value.
A. Homogeneous dynamic variation (HoDV)
In Fig. 7 the timing error τ − c due to a HoDV of different
frequencies is shown for a CDN delay equal to c stages. In
the top plot the period of the perturbation is equal to 25c
stages, that is 25 times the nominal period value. In this plot
is possible to see that the negative timing error which is equal,
in absolute value, to the needed safety margin, is quite close
to the margin that would need a ﬁxed clock to ensure an error
free operation, nevertheless the τ − c amplitude is reduced.
In the middle plot of Fig. 7 the period of the perturbation is
augmented to 37.5c stages. As the period of the perturbation
is augmented the system can adapt the clock frequency better
and, consequently, reduce the impact of the HoDV.
And ﬁnally, in the Fig. 7 lower plot, the period of the
perturbation is increased to 50c stages. Once the perturbation is
low enough its impact on the timing error τ−c gets even more
reduced for the three adaptive clock systems here considered.
In Fig. 7 is possible to see that the different adaptive clock
generation systems evaluated can reduce the timing error due
to a HoDV but it is hard to say which one achieves the greatest
reduction, that is the best adaptation. In order to evaluate
adaptive clock systems in which the period changes with the
PVTA, we need to compare the mean clock period when no
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Fig. 8. Relative adaptive period for three different adaptive control systems
under HoDV. Upper plot: The variation period is kept constant, Te = 100c,
and the CDN delay is varied: for the whole range until tclk/c = 5 the IIR
RO show the best performance, slightly better than the free RO. Lower plot:
The CDN delay is kept constant, tclk = c, and the period of the perturbation
is varied. Free RO is the ﬁrst architecture that reduces the ﬁxed clock safety
margin at higher frequencies. At mid frequencies the IIR RO is the best option.
For Te/c > 200 IIR RO and free RO show the same performance.
errors are detected. For this reason, we use as ﬁgure of merit
the relation between the mean clock period of the adaptive
clock to the ﬁxed clock period, this is the relative adaptive
period 〈Tclk〉/Tclk fixed.
In Fig. 8 〈Tclk〉/Tclk fixed is shown for different scenarios
under a HoDV. In Fig. 8 upper plot the period of the perturba-
tion is kept ﬁxed, Te = 100c, and the CDN delay is changed.
Up to tclk/c = 6 the IIR RO is slightly the best option. In Fig.
8 lower plot the CDN delay is kept constant and the period
of the perturbation is varied. Here the free running RO seems
to be the best option under almost any situation, the IIR RO
is slightly better only in an interval around Te = 100c.
To conclude with an example, the HoDV adaptation results
can be translated in terms of period measured in seconds. Let
us assume that the set-point c = 64 generates, in ideal condi-
tions, a clock period Tclk = 1ns. Under a CP delay variation
up to 20% the clock period has to be set to Tclk = 1.2ns, or
in the number of stages nomenclature the set-point should be
changed to c = 77. Also assume that the adaptive clock allows
to reduce the needed c, which assures an error free operation,
up to 10%. This can be translated as a reduction of 0.12ns in
the clock period, which is a 60% reduction of the added SM.
B. Heterogeneous dynamic variation (HeDV)
In Fig. 8 it was shown that under different conditions the
free running RO is the best or almost the best option to cope
with HoDV. But as we consider the HeDV, introduced through
a mismatch offset μ as indicated in Fig. 4, the best adaptive
clock generation system option will not be the free RO any
more.
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Fig. 9. Relative adaptive period for different CDN delay and variation period
values when there is a static mismatch μ between the RO and the TDC.
On almost any situation the IIR RO is the best option. Only for the higher
frequencies the TEAtime and free RO (for μ/c < −0.1) surpass the IIR RO
performance.
In Fig. 9 the relative adaptive period, for different period
of the perturbation and CDN delay scenarios, is shown when
there is a mismatch, up to 20%, μ between the RO and the
TDC which are also under a HoDV. The SM added to the free
RO operation is set to a constant value which allows an error
free on the whole μ/c range since the length of the free RO
length need to be set during the design stage. Fig. 9 shows
that IIR RO is the best option except for fast perturbations
(upper row of Fig. 9) where the TEAtime is the best option
on almost all the μ/c range. The IIR controlled RO should be
chosen to face mid-low frequency perturbations or when the
clock domain is small enough to maintain a low CDN delay.
To conclude the HeDV adaptation results if we assume that
the set-point c = 64 generates, in ideal conditions, a clock
period Tclk = 1ns. Under a delay variation, due to HoDV,
up to 20% and a delay variation, due to HeDV, also up to
20%; the clock period has to be set to Tclk = 1.4ns, or in
the number of stages nomenclature the set-point should be
changed to c = 90. If CDN delay and perturbation period
scenario lead the adaptive clock to reduce the needed c, which
ensures an error free operation, up to 20%, this reduction can
be translated as a reduction of 0.28ns in the clock period,
which is a 70% reduction of the added safety margin.
V. CONCLUSIONS
In this paper we studied theoretically the effects of the
clock distribution delay in the presence of homogeneous
variations, static and dynamic. We showed that, in the presence
of homogeneous dynamic variations, the clock distribution
delay induces a heterogeneous variation between the clock
generation circuit and the CPs on the clock domain. This
induced mismatch supposes a limitation to the adaptive clock
systems in terms of clock domain size.
We also argued that the heterogeneous variations may not be
corrected by a concentrated adaptive clock generation system
like a free running RO. To cope with heterogeneous variations
we proposed a closed loop architecture with delay sensors,
TDCs, disseminated along the clock domain.
We propose a new clocking architecture where the clock
value is not set during the design and/or test stages, instead of
this we propose a system that tries to minimize the difference
between the sensors output and the given set-point value. The
set-point value could be varied as function of the timing errors
during a time window and/or the performance necessities.
We modelled, at a very high level, the action of dynamic
perturbations on the ring oscillator and the TDC sensors as
well as the effect of a variation mismatch between them.
Since the proposed system acts like a closed loop we ﬁnd
some constraints for the control block when it is an IIR ﬁlter.
Finally we ran a functional simulation showing that the free
running ring oscillator can not be used alone as a source of
adaptive clock since its generated clock is only adapted to the
variations suffered by the very near environment of the ring
oscillator circuit. And that the IIR-controlled ring oscillator
generates the most adapted clock signal under heterogeneous
variations which are likely to appear in modern ICs.
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